

# HT4178 Transmission IC for RFID read only

## **Summary**

HT4178 is the RFID read transmission circuit that is formed by CMOS. The electronic power is provided by the electronic coil of HT4178's 2 pins, and the operation pulse is provided through the same path. HT4178's application is to adjust radio frequency to make 64 bits data loading on RF. This is the reason that HT4178 can transfer data by RFID.

### **Outside circuit**





Fig.(—)
IC capacitor 470pF

## HT4178's pin Assignment

### HT4178



COIL1 / CLOCK INPUT
COIL2 / DATA TRANSMISSION
PAD size 90um\*90um
Chip size 579um×479. 6um
Fig.(二)

#### **Electronic condition**

Table (—)

Parameter	Min	Typical	Max	Unit
operation temperature operation voltage operation frequency storage temperature ESD capability	-40 3.5 100 -55	5 2000	+85 150 +200	°C V MHz °C V



# **Code Format**




Fig.(三)

## **TIMING**




Fig.(四)

# IC BLOCK




Fig.(五)



#### **MEMORY ARRAY**

THE HT4178 CONTAINS 64 BITS DIVIDED IN FIVE GROUPS OF INFORMATION. 9 BITS ARE USED FOR THE HEADER, 10 ROW PARITY BITS (P0-P9), 4 COLUMN PARITY BITS (PC0-PC3), 40 DATA BITS (D00-D93), AND 1 STOP BIT SET TO LOGIC 0.

CO-1 C3), +0 D/11/1 D115 (1		, ,	7 77 12			311 521 10 20 616 0.
1 1 1 1	1	1	1	1	1	- 9 BITS HEADER
8 VERSION BITS OR	<b>D</b> 00 l	D01	<b>D02</b>	D03	<b>P0</b>	- 4 DATA BITS AND
CUSTOMER ID	D10 l	D11	<b>D12</b>	D13	<b>P1</b>	ASSOCIATED EVEN ROW PARIY
	D20 l	D21	<b>D22</b>	D23	P2	BIT
	D30 1	D31	D32	D33	<b>P3</b>	
32 DATA BITS	D40 1	<b>D41</b>	<b>D42</b>	<b>D43</b>	<b>P4</b>	
<b>ALLOWING 4 BILLION</b>	D50 l	D51	<b>D52</b>	<b>D53</b>	P5	
OF COMBINATIONS	D60 l	D61	<b>D62</b>	D63	<b>P6</b>	
	D70 l	D71	D72	D73	<b>P7</b>	
	D80 1	D81	D82	D83	<b>P8</b>	- 4 COLUMN EVEN PARITY BITS,
	D90 1	D91	D92	D93	<b>P9</b>	NO ROW PARITY BIT
	PC0	PC1	PC2	PC3	0	

Fig.(六)

THE HEADER IS COMPOSED BY THE 9 FIRST BITS WHICH ARE MASK PROGRAMMED TO 1 1 1 1 1 1 1 1 1 1 1 DUE TO THE DATA AND PARITY ORGANISATION, THIS SEQUENCE CANNOT BE REPRODUCED IN THE DATA STRING. THE HEADER IS FOLLOWED BY 10 GROUPS OF 4 DATA BITS AND 1 EVEN ROW PARITY BIT. THEN, THE LAST GROUP CONSISTS OF 4 EVEN COLUMN PARITY BITS WITHOUT ROW PARITY BIT. BITS D00 TO D03 AND BITS D10 TO D13 ARE CUSTOMER SPECIFIC IDENTIFICATION.

THESE 64 BITS ARE OUTPUTTED SERIALLY IN ORDER TO CONTROL THE MODULATOR USED TO MODIFY THE CURRENT AT ONE OF THE COIL TERMINALS. WHEN THE 64 BITS DATA STRING IS OUTPUTTED, THE OUTPUT SEQUENCE IS REPEATED CONTINUOUSLY UNTIL POWER GOES OFF.

#### **CHIP DIMENSIONS**

